

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/027,856	10/19/2001	Yasumasa Kasuya	10921.102US01	1107	
23552	11/03/2003		EXAMINER		
	& GOULD PC		VU, QUANG D		
P.O. BOX 290 MINNEAPOL	IS, MN 55402-0903		ART UNIT	PAPER NUMBER	
~		•	2811		

DATE MAILED: 11/03/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No	o	Applicant(s)	04				
		10/027,856		KASUYA, YASUMASA	One				
Office Action Summary		Examiner		Art Unit					
		Quang D Vu		2811					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
	• •	/ IC CET TO E	VDIDE 2 MONTU/	E) EDOM					
THE I - External exte	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION, nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply of period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, ho within the statutory r will apply and will expi cause the application	wever, may a reply be tim ninimum of thirty (30) days re SIX (6) MONTHS from t n to become ABANDONED	ely filed will be considered timely. he mailing date of this communicatio (35 U.S.C. § 133).	n.				
Status 1)⊠	Responsive to communication(s) filed on ame	andment filed o	08/11/03						
2a)□	·	3.12 2							
3)□	, —	, <del>-</del>							
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.									
· · _	ion of Claims								
	Claim(s) <u>1,2 and 4-10</u> is/are pending in the ap								
	4a) Of the above claim(s) is/are withdray	vn from conside	eration.						
	Claim(s) is/are allowed.								
	Claim(s) <u>1,2 and 4-10</u> is/are rejected.								
·	Claim(s) is/are objected to.								
-	Claim(s) are subject to restriction and/or ion Papers	r election requi	rement.						
	The specification is objected to by the Examine	r							
	The drawing(s) filed on is/are: a)☐ accept		cted to by the Evan	niner					
יייייי	Applicant may not request that any objection to the	-	-						
11)	The proposed drawing correction filed on	<del>-</del> · ·	•						
,	If approved, corrected drawings are required in rep								
12) The oath or declaration is objected to by the Examiner.									
Priority under 35 U.S.C. §§ 119 and 120									
13)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).									
a)⊠ All b)□ Some * c)□ None of:									
	1.⊠ Certified copies of the priority documents have been received.								
	2. Certified copies of the priority documents have been received in Application No								
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).									
* See the attached detailed Office action for a list of the certified copies not received.									
14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).									
15) 🔲 /	<ul> <li>The translation of the foreign language pro Acknowledgment is made of a claim for domesting</li> </ul>	• •							
Attachment(s)									
2) Notice	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	4) [ 5) [ 6) [	Notice of Informal F	(PTO-413) Paper No(s) Patent Application (PTO-152)					

Art Unit: 2811

#### **DETAILED ACTION**

Upon further consideration of the claim language, the indication of allowable subject matter of claims 7-10 is hereby withdrawn. A full explanation is provided herein below. Any inconvenience is sincerely regretted.

# Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1, 4 and 6 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent No. 6,281,568 to Glenn et al.

Regarding claim 1, Glenn et al. (figs. 2-7) teach a semiconductor device comprising:

a die pad (22) including a first surface (23) and a second surface (24) opposite to the first surface, the second surface (24) including an exposed portion and a retreated portion (a portion of the die pad formed by surfaces [25,26,27]) around the exposed portion (column 5, lines 14-27). It is believed that the reference numeral for the third surface is "25" instead of "24" in column 5, line 25;

a semiconductor chip (52) mounted on the first surface (23) of the die pad (22); and

Art Unit: 2811

a sealing resin (51) covering the die pad (22) and the semiconductor chip (52), the resin allowing the exposed portion to be exposed and being held in contact with the retreated portion,

wherein the die pad (22) is formed with at least one slit (a portion of an opening forms between the portion of [22] and [33]) that is open in the retreated portion of the second surface (24) and in the first surface (23).

Regarding claim 4, Glenn et al. teach the die pad (22) is formed with a plurality of silts (the portions of opening form between the portion of [22] and [33]) that are open in the retreated surface of the second surface (24) and in the first surface (23), the plurality of slits being arranged to surround the semiconductor chip (52) (figure 2).

Regarding claim 6, Glenn et al. teach a terminal (a left terminal portion having surfaces [31,32,33]) electrically connected to the semiconductor chip (52) via a wire (54), the terminal being retained by the sealing resin so as to be partially exposed.

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,281,568 to Glenn et al. in view of US Patent No. 5,410,182 to Kurafuchi et al.

Regarding claim 2, the disclosures of Glenn et al. are discussed as applied to claims 1, 4 and 6 above.

Application/Control Number: 10/027,856 Page 4

Art Unit: 2811

Glenn et al. differ from the claimed invention by not showing the retreated portion is defined by a retreated surface and a side surface which adjoins the exposed portion and forms an acute angle together with the retreated surface. However, Kurafuchi et al. teach the die pad (11), which has an acute angle (column 4, lines 12-15). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Kurafuchi et al. into the device taught by Glenn et al. because it improves the adhesion between the die pad and the sealing resin.

5. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,281,568 to Glenn et al. in view of US Patent No. 6,566,168 to Gang, and further in view of US Patent No. 5,986,333 to Nakamura.

Regarding claim 5, the disclosures of Glenn et al. are discussed as applied to claims 1, 4 and 6 above.

Glenn et al. differ from the claimed invention by not showing the die pad being electrically connected to the semiconductor chip via a wire. However, Gang (figure 7) teaches the die pad (50) being electrically connected to the semiconductor chip (44) via a wire (42). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Gang into the device taught by Glenn et al. because it provides interconnection between the chip and the die pad.

Glenn et al. and Gang differ from the claimed invention by not showing the die pad has opening. However, Nakamura (figure 6) teaches the die pad (32) has opening (38). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was

Art Unit: 2811

made to incorporate the teaching of Nakamura into the device taught by Glenn et al. and Gang because it provides the basis of the automatic recognition of the lead. The combined device shows the semiconductor chip is electrically connected to the die pad via a first wire, the first wire being connected to the first surface of the die pad at a portion between a peripheral edge of the die pad and the at least one slit.

6. Claims 7-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,281,568 to Glenn et al. in view of US Patent No. 6,566,168 to Gang.

Regarding claim 7, Glenn et al. (figures 2-7) teach a semiconductor device comprising a semiconductor chip (52); a die pad (22) including an upper surface on which the semiconductor chip (52) is mounted and a lower surface opposite to the first surface; a plurality of leads (30) electrically connected to the semiconductor chip (52) via wires (54); and a sealing resin (51) enclosing the semiconductor chip (52) in a manner such that the lower surface of the die pad (22) is exposed;

wherein the die pad (22) includes a thin-walled portion formed by removing a part of the lower surface (a portion of the die pad formed by surface [25, 26, 27]) along a peripheral edge of the die pad (22), the die pad (22) formed with at least one slit (a portion of an opening forms between the portion of [22] and [33]) extending through the thin-walled portion.

Glenn et al. differ from the claimed invention by not showing the die pad being electrically connected to the semiconductor chip via a wire. However, Gang (figure 7) teaches the die pad (50) being electrically connected to the semiconductor chip (44) via a wire (42). Therefore, it would have been obvious to one having ordinary skill in the art at the time the

Application/Control Number: 10/027,856 Page 6

Art Unit: 2811

invention was made to incorporate the teaching of Gang into the device taught by Glenn et al. because it provides interconnection between the chip and the die pad. The combined device shows the die pad being electrically connected to the semiconductor chip via a wire.

Regarding claim 8, Glenn et al. teach the sealing resin (51) extends under the thin-walled portion so as not to expose an opening of the slit.

Regarding claim 9, Glenn et al. teach the at least one slit (a portion of an opening forms between the portion of [22] and [33]) extends along at least one side surface of the semiconductor chip (52) around the semiconductor chip (figure 2).

7. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. in view of Gang, and further in view of US Patent No. 5,986,333 to Nakamura.

Regarding claim 10, the disclosures of Glenn et al. and Gang are discussed as applied to claims 7-9 above.

Glenn et al. and Gang differ from the claimed invention by not showing the die pad has opening. However, Nakamura (figure 6) teaches the die pad (32) has opening (38). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Nakamura into the device taught by Glenn et al. and Gang because it provides the basis of the automatic recognition of the lead. The combined device shows the first wire is connected at one end thereof to the semiconductor chip and connected at another end thereof to the die pad at a portion between a peripheral edge of the die pad and the at least one slit.

Art Unit: 2811

### Conclusion

Page 7

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quang D Vu whose telephone number is 703-305-3826. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 703-308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9306 for regular communications and 703-872-9306 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

qv October 24, 2003

> EDDIE LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800